In a 32 bit processor, the A0 bit of the address line is connected to _____ of the parallel port interface.

  1. Home

- Online Exam Test Papers | - MCQs[multiple choice questions and answers ] | - Mock Test Papers | - Practice Papers | - Sample Test Papers |

Question:
 In a 32 bit processor, the A0 bit of the address line is connected to _____ of the parallel port interface.

1.Valid bit

2.Idle bit

3.Interrupt enable bit

4.Status or data register

More MCQS Questions and answers

  1. The serial port is used to connect basically _____ and processor
  2. A complete transfer operation over the BUS, involving the address and a burst of data is called _____
  3.  IDE disk is connected to the PCI BUS using ______ interface.
  4.  In a 32 bit processor, the A0 bit of the address line is connected to _____ of the parallel port interface.
  5.  In a serial port interface, the INTR line is connected to _____
  6.  In the output interface of the parallel port, along with the valid signal ______ is also sent.
  7.  The disadvantage of using a parallel mode of communication is ______
  8.  The double buffer is used for _________
  9.  The key feature of the PCI BUS is _________
  10.  The key feature of UART is _________
  11.  The mode of transmission of data, where one bit is sent for each clock cycle is ______
  12.  The standard used in serial ports to facilitate communication is _____
  13.  The Status flag circuit is implemented using _____
  14.  Which most popular input device is used today for interactive processing and for the one line entry of data for batch processing?
  15. DDR stands for __________
  16. IDE stands for _________
  17. In a general 8-bit parallel interface, the INTR line is connected to _______
  18. In a serial port interface, the INTR line is connected to _____
  19. IRDY# signal is used for _______
  20. ISO stands for __________
  21.  The Interface circuits generate the appropriate timing signals required by the BUS control scheme.
  22. PCI stands for _______
  23. SCSI stands for ___________
  24. The best mode of connection between devices which need to send or receive large amounts of data over a short distance is _____
  25. The data transfer in UART is done in ______
  26. The device connected to the BUS are given addresses of ____ bit.
  27. The double buffer is used for _________
  28. The key feature of UART is _________
  29. The master is also called as _____ in PCI terminology.
  30. The mode of transmission of data, where one bit is sent for each clock cycle is ______
  31. The output of the encoder circuit is/are ______
  32. The PCI BUS has _____ interrupt request lines.
  33. The PCI BUS supports _____ address space/s.
  34. The PCI follows a set of standards primarily used in _____ PC’s.
  35. The serial port is used to connect basically _____ and processor.
  36. The standard used in serial ports to facilitate communication is _____
  37. The status flags required for data transfer is present in _____
  38. The system developed by IBM with ISA architecture is ______
  39. The transformation between the Parallel and serial ports is done with the help of ______
  40. The transformation between the Parallel and serial ports is done with the help of ______
  41. The use of spooler programs or _______ Hardware allows PC operators to do the processing work at the same time a printing operation is in progress.
  42. The video devices are connected to ______ BUS.
  43. The _____ circuit enables the generation of the ASCII code when the key is pressed.
  44. The ______ is the BUS used in Macintosh PC’s.
  45. To overcome multiple signals being generated upon a single press of the button, we make use of ______
  46. UART stands for ________
  47. UART stands for ________
  48. User programmable terminals that combine VDT hardware with built-in microprocessor is _____
  49. What is the full form of ANSI?
  50. What is the full form of ISA?
  51. When transferring data over the PCI BUS, the master as to hold the address until the completion of the transfer to the slave.
  52. ____ address space gives the PCI its plug and plays capability.
  53. ____ provides a separate physical connection to the memory.
  54. ____ signal is sent by the initiator to indicate the duration of the transaction.
  55. _____ is used as an intermediate to extend the processor BUS.
  56. _____ to increase the flexibility of the serial ports.
  57. _____ to increase the flexibility of the serial ports.
  58. _______ is an extension of the processor BUS.
R4R Team
R4Rin Top Tutorials are Core Java,Hibernate ,Spring,Sturts.The content on R4R.in website is done by expert team not only with the help of books but along with the strong professional knowledge in all context like coding,designing, marketing,etc!